Sciweavers

3 search results - page 1 / 1
» Bitmask-based control word compression for NISC architecture...
Sort
View
GLVLSI
2009
IEEE
186views VLSI» more  GLVLSI 2009»
14 years 5 months ago
Bitmask-based control word compression for NISC architectures
Implementing a custom hardware is not always feasible due to cost and time considerations. No instruction set computer (NISC) architecture is one of the promising direction to des...
Chetan Murthy, Prabhat Mishra
FPGA
2007
ACM
150views FPGA» more  FPGA 2007»
14 years 5 months ago
FPGA-friendly code compression for horizontal microcoded custom IPs
Shrinking time-to-market and high demand for productivity has driven traditional hardware designers to use design methodologies that start from high-level languages. However, meet...
Bita Gorjiara, Daniel Gajski
ISCAS
2005
IEEE
152views Hardware» more  ISCAS 2005»
14 years 4 months ago
Dictionary-based program compression on transport triggered architectures
— Program code size has become a critical design constraint of embedded systems. Large program codes require large memories, which increase the size and cost of the chip. Poor co...
Jari Heikkinen, Andrea G. M. Cilio, Jarmo Takala, ...