Sciweavers

613 search results - page 112 / 123
» Block cache for embedded systems
Sort
View
ASPLOS
2010
ACM
13 years 10 months ago
Micro-pages: increasing DRAM efficiency with locality-aware data placement
Power consumption and DRAM latencies are serious concerns in modern chip-multiprocessor (CMP or multi-core) based compute systems. The management of the DRAM row buffer can signif...
Kshitij Sudan, Niladrish Chatterjee, David Nellans...
RTAS
2003
IEEE
14 years 23 days ago
Kernel Support for Open QoS-Aware Computing
Most research on QoS-aware computing considers systems where code is generally partitioned into separately schedulable tasks with associated timing constraints. In sharp contrast ...
Ronghua Zhang, Tarek F. Abdelzaher, John A. Stanko...
POPL
2009
ACM
14 years 8 months ago
Automatic modular abstractions for linear constraints
c Modular Abstractions for Linear Constraints David Monniaux VERIMAG June 27, 2008 se a method for automatically generating abstract transformers for static by abstract interpreta...
David Monniaux
ICSE
2004
IEEE-ACM
14 years 7 months ago
Verifying DAML+OIL and Beyond in Z/EVES
Semantic Web, the next generation of Web, gives data well-defined and machine-understandable meaning so that they can be processed by remote intelligent agents cooperatively. Onto...
Jin Song Dong, Chew Hung Lee, Yuan-Fang Li, Hai H....
ICCAD
2004
IEEE
100views Hardware» more  ICCAD 2004»
14 years 4 months ago
DynamoSim: a trace-based dynamically compiled instruction set simulator
Instruction set simulators are indispensable tools for the architectural exploration and verification of embedded systems. Different techniques have recently been proposed to spe...
Massimo Poncino, Jianwen Zhu