613 search results - page 51 / 123 » Block cache for embedded systems |
126
Voted
CODES
2008
IEEE
15 years 9 months ago
2008
IEEE
In this paper we present a framework for a distributed and very low-cost implementation of synchronization controllers and protocols for embedded multiprocessors. The proposed arc...
170
click to vote
ECRTS
2009
IEEE
15 years 11 days ago
2009
IEEE
Multicore architectures, which have multiple processing units on a single chip, have been adopted by most chip manufacturers. Most such chips contain on-chip caches that are share...
122
Voted
HIPEAC
2007
Springer
15 years 8 months ago
2007
Springer
A critical component in the design of secure processors is memory encryption which provides protection for the privacy of code and data stored in off-chip memory. The overhead of ...
117
click to vote
MICRO
2008
IEEE
15 years 9 months ago
2008
IEEE
As the number of transistors integrated on a chip continues to increase, a growing challenge is accurately modeling performance in the early stages of processor design. Analytical...
127
Voted
DSL
1997
15 years 3 months ago
1997
In this paper we describe our experience with Teapot [7], a domain-specific language for writing cache coherence protocols. Cache coherence is of concern when parallel and distrib...