Sciweavers

613 search results - page 75 / 123
» Block cache for embedded systems
Sort
View
RTSS
2003
IEEE
14 years 27 days ago
Experimental Evaluation of Code Properties for WCET Analysis
This paper presents a quantification of the timing effects that advanced processor features like data and instruction cache, pipelines, branch prediction units and out-oforder ex...
Antoine Colin, Stefan M. Petters
SIGOPS
2008
116views more  SIGOPS 2008»
13 years 7 months ago
Practical techniques for purging deleted data using liveness information
The layered design of the Linux operating system hides the liveness of file system data from the underlying block layers. This lack of liveness information prevents the storage sy...
David Boutcher, Abhishek Chandra
CORR
2010
Springer
113views Education» more  CORR 2010»
13 years 6 months ago
A Strategy to enable Prefix of Multicast VoD through dynamic buffer allocation
In this paper we have proposed a dynamic buffer allocation algorithm for the prefix, based on the popularity of the videos. More cache blocks are allocated for most popular videos...
T. R. Gopalakrishnan Nair, P. Jayarekha
DATE
2010
IEEE
107views Hardware» more  DATE 2010»
14 years 22 days ago
Worst case delay analysis for memory interference in multicore systems
Abstract—Employing COTS components in real-time embedded systems leads to timing challenges. When multiple CPU cores and DMA peripherals run simultaneously, contention for access...
Rodolfo Pellizzoni, Andreas Schranzhofer, Jian-Jia...
DAC
2004
ACM
14 years 8 months ago
Multi-profile based code compression
Code compression has been shown to be an effective technique to reduce code size in memory constrained embedded systems. It has also been used as a way to increase cache hit ratio...
Eduardo Wanderley Netto, Rodolfo Azevedo, Paulo Ce...