Sciweavers

77 search results - page 6 / 16
» Boolean Circuits and a DNA Algorithm in Membrane Computing
Sort
View
89
Voted
COCO
1998
Springer
93views Algorithms» more  COCO 1998»
15 years 6 months ago
Resource Bounded Measure and Learnability
We consider the resource bounded measure of polynomial-time learnable subclasses of polynomial-size circuits. We show that if EXP 6= MA, then every PAClearnable subclass of P=poly...
Wolfgang Lindner, Rainer Schuler, Osamu Watanabe
126
Voted
SPAA
2005
ACM
15 years 8 months ago
Parallelizing time with polynomial circuits
We study the problem of asymptotically reducing the runtime of serial computations with circuits of polynomial size. We give an algorithmic size-depth tradeoff for parallelizing ...
Ryan Williams
149
Voted
BMCBI
2002
131views more  BMCBI 2002»
15 years 2 months ago
Efficient Boolean implementation of universal sequence maps (bUSM)
Background: Recently, Almeida and Vinga offered a new approach for the representation of arbitrary discrete sequences, referred to as Universal Sequence Maps (USM), and discussed ...
John Schwacke, Jonas S. Almeida
DAC
1996
ACM
15 years 6 months ago
A Boolean Approach to Performance-Directed Technology Mapping for LUT-Based FPGA Designs
Abstract -- This paper presents a novel, Boolean approach to LUTbased FPGA technology mapping targeting high performance. As the core of the approach, we have developed a powerful ...
Christian Legl, Bernd Wurth, Klaus Eckl
108
Voted
DAC
2005
ACM
16 years 3 months ago
Structural search for RTL with predicate learning
We present an efficient search strategy for satisfiability checking on circuits represented at the register-transfer-level (RTL). We use the RTL circuit structure by extending con...
Ganapathy Parthasarathy, Madhu K. Iyer, Kwang-Ting...