48 search results - page 7 / 10 » Boolean satisfiability in electronic design automation |
133
click to vote
DAC
2003
ACM
16 years 6 months ago
2003
ACM
Noise affects circuit operation by increasing gate delays and causing latches to capture incorrect values. This paper proposes a method of characterizing correlation of signal tra...
162
Voted
GLVLSI
2008
IEEE
15 years 5 months ago
2008
IEEE
Due to the increasing complexity of today's circuits a high degree of automation in the design process is mandatory. The detection of faults and design errors is supported qu...
139
click to vote
DAC
2005
ACM
16 years 6 months ago
2005
ACM
We present an efficient search strategy for satisfiability checking on circuits represented at the register-transfer-level (RTL). We use the RTL circuit structure by extending con...
155
click to vote
CL
2000
Springer
15 years 10 months ago
2000
Springer
A number of diagnostic and optimisation problems in Electronics Computer Aided Design have usually been handled either by specific tools or by mapping them into a general problem s...
163
click to vote
DAC
2004
ACM
16 years 6 months ago
2004
ACM
Bounded Model Checking (BMC) relies on solving a sequence of highly correlated Boolean satisfiability (SAT) problems, each of which corresponds to the existence of counter-example...