Sciweavers

4370 search results - page 835 / 874
» Brain Organization and Computation
Sort
View
180
Voted
ASPLOS
1994
ACM
15 years 8 months ago
Compiler Optimizations for Improving Data Locality
In the past decade, processor speed has become significantly faster than memory speed. Small, fast cache memories are designed to overcome this discrepancy, but they are only effe...
Steve Carr, Kathryn S. McKinley, Chau-Wen Tseng
176
Voted
EKAW
1992
Springer
15 years 8 months ago
eQuality: An Application of DDucks to Process Management
Process management is a method for improving Boeing's business processes, however many aspects have been difficult to implement. eQuality is a software system based on a frame...
Jeffrey Bradshaw, Peter Holm, Oscar Kipersztok, Th...
CASES
2007
ACM
15 years 8 months ago
Rethinking custom ISE identification: a new processor-agnostic method
The last decade has witnessed the emergence of the Application Specific Instruction-set Processor (ASIP) as a viable platform for embedded systems. Extensible ASIPs allow the user...
Ajay K. Verma, Philip Brisk, Paolo Ienne
CASES
2007
ACM
15 years 8 months ago
Performance optimal processor throttling under thermal constraints
We derive analytically, the performance optimal throttling curve for a processor under thermal constraints for a given task sequence. We found that keeping the chip temperature co...
Ravishankar Rao, Sarma B. K. Vrudhula
CASES
2007
ACM
15 years 8 months ago
Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking
We propose a technique which leverages configurable data caches to address the problem of cache interference in multitasking embedded systems. Data caches are often necessary to p...
Rakesh Reddy, Peter Petrov