Sciweavers

393 search results - page 4 / 79
» C Compiler Design for an Industrial Network Processor
Sort
View
CGO
2010
IEEE
14 years 14 days ago
Taming hardware event samples for FDO compilation
Feedback-directed optimization (FDO) is effective in improving application runtime performance, but has not been widely adopted due to the tedious dual-compilation model, the difļ...
Dehao Chen, Neil Vachharajani, Robert Hundt, Shih-...
SASP
2008
IEEE
101views Hardware» more  SASP 2008»
14 years 1 months ago
Custom Processor Core Construction from C Code
ā€”In this paper we present a method for construction of application speciļ¬c processor cores from a given C code. Our approach consists of three phases. We start by quantifying t...
Jelena Trajkovic, Daniel D. Gajski
ISSS
2002
IEEE
126views Hardware» more  ISSS 2002»
14 years 7 days ago
Unifying Memory and Processor Wrapper Architecture in Multiprocessor SoC Design
In this paper, we present a new methodology for application specific multiprocessor system-on-chip design. This approach facilitates the integration of existing components with th...
Ahmed Amine Jerraya, Damien Lyonnard, Samy Meftali...
DATE
2002
IEEE
94views Hardware» more  DATE 2002»
14 years 9 days ago
A Powerful System Design Methodology Combining OCAPI and Handel-C for Concept Engineering
In this paper, we present an efficient methodology to validate high performance algorithms and prototype them using reconfigurable hardware. We follow a strict topdown Hardware/So...
Klaus Buchenrieder, Andreas Pyttel, Alexander Sedl...
SASP
2009
IEEE
291views Hardware» more  SASP 2009»
14 years 2 months ago
FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs
ā€” As growing power dissipation and thermal effects disrupted the rising clock frequency trend and threatened to annul Mooreā€™s law, the computing industry has switched its route...
Alexandros Papakonstantinou, Karthik Gururaj, John...