Sciweavers

1081 search results - page 124 / 217
» CODES: An Integrated Approach to Composable Modeling and Sim...
Sort
View
178
Voted
QEST
2010
IEEE
15 years 3 months ago
On the Theory of Stochastic Processors
Traditional architecture design approaches hide hardware uncertainties from the software stack through overdesign, which is often expensive in terms of power consumption. The recen...
Parasara Sridhar Duggirala, Sayan Mitra, Rakesh Ku...
159
Voted
DAC
2006
ACM
16 years 6 months ago
Fast analysis of structured power grid by triangularization based structure preserving model order reduction
In this paper, a Triangularization Based Structure preserving (TBS) model order reduction is proposed to verify power integrity of on-chip structured power grid. The power grid is...
Hao Yu, Yiyu Shi, Lei He
ICCAD
2004
IEEE
128views Hardware» more  ICCAD 2004»
16 years 2 months ago
Power estimation for cycle-accurate functional descriptions of hardware
— Cycle-accurate functional descriptions (CAFDs) are being widely adopted in integrated circuit (IC) design flows. Power estimation can potentially benefit from the inherent in...
Lin Zhong, Srivaths Ravi, Anand Raghunathan, Niraj...
CEC
2008
IEEE
16 years 8 days ago
Real-time evolution of an embedded controller for an autonomous helicopter
— In this paper we evolve the parameters of a proportional, integral, and derivative (PID) controller for an unstable, complex and nonlinear system. The individuals of the applie...
Benjamin N. Passow, Mario A. Góngora, S. Co...
WSC
2004
15 years 7 months ago
Implementing the High Level Architecture in the Virtual Test Bed
The Virtual Test Bed (VTB) is a prototype of a virtual engineering environment to study operations of current and future space vehicles, spaceports, and ranges. The HighLevel Arch...
José A. Sepúlveda, Luis C. Rabelo, J...