869 search results - page 82 / 174 » Cache Architectures for Reconfigurable Hardware |
92
Voted
DSN
2008
IEEE
15 years 9 months ago
2008
IEEE
Current technology trends of increased scale of integration are pushing CMOS technology into the deepsubmicron domain, enabling the creation of chips with a significantly greater...
104
Voted
DAC
2001
ACM
16 years 3 months ago
2001
ACM
Wireless communications requires a new approach to implement the algorithms for new standards. The computational demands of these standards are outstripping the ability of traditi...
120
Voted
DSD
2010
IEEE
15 years 22 days ago
2010
IEEE
Until a decade ago, the concept of phased array beamforming was mainly implemented with mechanical or analog solutions. Today, digital hardware has become powerful enough to perfor...
171
Voted
ICES
2010
Springer
15 years 21 days ago
2010
Springer
Recently, a reconfigurable and biologically inspired paradigm based on network-on-chip (NoC) and spiking neural networks (SNNs) has been proposed as a new method of realising an ef...
130
Voted
SAMOS
2007
Springer
15 years 8 months ago
2007
Springer
— General purpose architectures are designed to offer average high performance regardless of the particular application that is being run. Performance and power inefficiencies a...