Sciweavers

738 search results - page 119 / 148
» Cache modeling in probabilistic execution time analysis
Sort
View
ISCA
2011
IEEE
270views Hardware» more  ISCA 2011»
13 years 12 days ago
Sampling + DMR: practical and low-overhead permanent fault detection
With technology scaling, manufacture-time and in-field permanent faults are becoming a fundamental problem. Multi-core architectures with spares can tolerate them by detecting an...
Shuou Nomura, Matthew D. Sinclair, Chen-Han Ho, Ve...
HPCA
2009
IEEE
14 years 9 months ago
Accurate microarchitecture-level fault modeling for studying hardware faults
Decreasing hardware reliability is expected to impede the exploitation of increasing integration projected by Moore's Law. There is much ongoing research on efficient fault t...
Man-Lap Li, Pradeep Ramachandran, Ulya R. Karpuzcu...
HPCA
2008
IEEE
14 years 9 months ago
DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors
Increases in peak current draw and reductions in the operating voltages of processors continue to amplify the importance of dealing with voltage fluctuations in processors. Noise-...
Meeta Sharma Gupta, Krishna K. Rangan, Michael D. ...
SIGIR
2003
ACM
14 years 1 months ago
Automatic image annotation and retrieval using cross-media relevance models
Libraries have traditionally used manual image annotation for indexing and then later retrieving their image collections. However, manual image annotation is an expensive and labo...
Jiwoon Jeon, Victor Lavrenko, R. Manmatha
ECCV
2004
Springer
14 years 10 months ago
Audio-Video Integration for Background Modelling
This paper introduces a new concept of surveillance, namely, audio-visual data integration for background modelling. Actually, visual data acquired by a fixed camera can be easily ...
Marco Cristani, Manuele Bicego, Vittorio Murino