Sciweavers

481 search results - page 91 / 97
» Cache-Conscious Data Placement
Sort
View
MICRO
2007
IEEE
144views Hardware» more  MICRO 2007»
14 years 1 months ago
Process Variation Tolerant 3T1D-Based Cache Architectures
Process variations will greatly impact the stability, leakage power consumption, and performance of future microprocessors. These variations are especially detrimental to 6T SRAM ...
Xiaoyao Liang, Ramon Canal, Gu-Yeon Wei, David Bro...
GLOBECOM
2006
IEEE
14 years 1 months ago
Modelling the Impact of User Mobility on the Throughput in Networks of Wireless 802.11 LANs
— The wireless LAN technology 802.11, also called Wi-Fi, offers high speed wireless Internet access for local area environments. WLANs provide much higher data rates than the mob...
Sandjai Bhulai, Robert D. van der Mei, Taoying Yua...
INFOVIS
2003
IEEE
14 years 25 days ago
Between Aesthetics and Utility: Designing Ambient Information Visualizations
Unlike traditional information visualization, ambient information visualizations reside in the environment of the user rather than on the screen of a desktop computer. Currently, ...
Tobias Skog, Sara Ljungblad, Lars Erik Holmquist
ISCA
2010
IEEE
284views Hardware» more  ISCA 2010»
14 years 19 days ago
Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address
Phase change memory (PCM) is an emerging memory technology for future computing systems. Compared to other non-volatile memory alternatives, PCM is more matured to production, and...
Nak Hee Seong, Dong Hyuk Woo, Hsien-Hsin S. Lee
EDM
2008
97views Data Mining» more  EDM 2008»
13 years 9 months ago
Using Item-type Performance Covariance to Improve the Skill Model of an Existing Tutor
Using data from an existing pre-algebra computer-based tutor, we analyzed the covariance of item-types with the goal of describing a more effective way to assign skill labels to it...
Philip I. Pavlik, Hao Cen, Lili Wu, Kenneth R. Koe...