658 search results - page 58 / 132 » Challenges in Physical Chip Design |
135
click to vote
CHES
2005
Springer
15 years 9 months ago
2005
Springer
During the last years, several masking schemes for AES have been proposed to secure hardware implementations against DPA attacks. In order to investigate the effectiveness of thes...
132
Voted
FPGA
2001
ACM
15 years 8 months ago
2001
ACM
As integrated circuits are migrated to more advanced technologies, it has become clear that crosstalk is an important physical phenomenon that must be taken into account. Crosstal...
125
Voted
DAC
2000
ACM
16 years 4 months ago
2000
ACM
erse approaches at all levels of abstraction starting from the physical level up to the system level. Experience shows that a highlevel method may have a larger impact since the de...
129
Voted
DATE
2008
IEEE
15 years 10 months ago
2008
IEEE
Modern digital signal processing applications have an increasing demand for computational power while needing to preserve low power dissipation and high flexibility. For many appl...
128
Voted
SAC
2010
ACM
15 years 4 months ago
2010
ACM
Voltage islanding technique in Network-on-Chip (NoC) can significantly reduce the computational energy consumption by scaling down the voltage levels of the processing elements (P...