Sciweavers

280 search results - page 49 / 56
» Challenges in exploitation of loop parallelism in embedded a...
Sort
View
HPCC
2007
Springer
13 years 10 months ago
An Exploration of Performance Attributes for Symbolic Modeling of Emerging Processing Devices
Vector, emerging (homogenous and heterogeneous) multi-core and a number of accelerator processing devices potentially offer an order of magnitude speedup for scientific application...
Sadaf R. Alam, Nikhil Bhatia, Jeffrey S. Vetter
DAC
2008
ACM
14 years 7 months ago
Daedalus: toward composable multimedia MP-SoC design
Daedalus is a system-level design flow for the design of multiprocessor system-on-chip (MP-SoC) based embedded multimedia systems. It offers a fully integrated tool-flow in which ...
Hristo Nikolov, Mark Thompson, Todor Stefanov, And...
DATE
2009
IEEE
122views Hardware» more  DATE 2009»
14 years 1 months ago
Model-based synthesis and optimization of static multi-rate image processing algorithms
Abstract—High computational effort in modern image processing applications like medical imaging or high-resolution video processing often demands for massively parallel special p...
Joachim Keinert, Hritam Dutta, Frank Hannig, Chris...
ICDCSW
2003
IEEE
14 years 2 hour ago
MESH Mdl - A Middleware for Self-Organization in Ad Hoc Networks
— The maturing domain of ad hoc networking still holds some major challenges on its way to commercial exploitation. The dynamic and decentralized nature of ad hoc networks calls ...
Klaus Herrmann
FCCM
2006
IEEE
133views VLSI» more  FCCM 2006»
14 years 23 days ago
A Scalable FPGA-based Multiprocessor
It has been shown that a small number of FPGAs can significantly accelerate certain computing tasks by up to two or three orders of magnitude. However, particularly intensive lar...
Arun Patel, Christopher A. Madill, Manuel Salda&nt...