Sciweavers

2392 search results - page 466 / 479
» Channel-Hopping Multiple Access
Sort
View
DATE
2010
IEEE
113views Hardware» more  DATE 2010»
13 years 11 months ago
PM-COSYN: PE and memory co-synthesis for MPSoCs
—Multi-Processor System-on-Chips (MPSoCs) exploit task-level parallelism to achieve high computation throughput, but concurrent memory accesses from multiple PEs may cause memory...
Yi-Jung Chen, Chia-Lin Yang, Po-Han Wang
ISCA
2010
IEEE
192views Hardware» more  ISCA 2010»
13 years 11 months ago
NoHype: virtualized cloud infrastructure without the virtualization
Cloud computing is a disruptive trend that is changing the way we use computers. The key underlying technology in cloud infrastructures is virtualization – so much so that many ...
Eric Keller, Jakub Szefer, Jennifer Rexford, Ruby ...
PLDI
2010
ACM
13 years 11 months ago
Line-up: a complete and automatic linearizability checker
Modular development of concurrent applications requires threadsafe components that behave correctly when called concurrently by multiple client threads. This paper focuses on line...
Sebastian Burckhardt, Chris Dern, Madanlal Musuvat...
ICPADS
2002
IEEE
13 years 11 months ago
Sago: A Network Resource Management System for Real-Time Content Distribution
Abstract— Content replication and distribution is an effective technology to reduce the response time for web accesses and has been proven quite popular among large Internet cont...
Tzi-cker Chiueh, Kartik Gopalan, Anindya Neogi, Ch...
IEEEPACT
2002
IEEE
13 years 11 months ago
Optimizing Loop Performance for Clustered VLIW Architectures
Modern embedded systems often require high degrees of instruction-level parallelism (ILP) within strict constraints on power consumption and chip cost. Unfortunately, a high-perfo...
Yi Qian, Steve Carr, Philip H. Sweany