Sciweavers

3395 search results - page 100 / 679
» Circuit-aware architectural simulation
Sort
View
ISCA
1994
IEEE
129views Hardware» more  ISCA 1994»
15 years 8 months ago
Impact of Sharing-Based Thread Placement on Multithreaded Architectures
Multithreaded architectures context switch between instruction streams to hide memory access latency. Although this improves processor utilization, it can increase cache interfere...
Radhika Thekkath, Susan J. Eggers
CASES
2007
ACM
15 years 8 months ago
Compiler generation from structural architecture descriptions
With increasing complexity of modern embedded systems, the availability of highly optimizing compilers becomes more and more important. At the same time, application specific inst...
Florian Brandner, Dietmar Ebner, Andreas Krall
CODES
2004
IEEE
15 years 8 months ago
Efficient exploration of on-chip bus architectures and memory allocation
Separation between computation and communication in system design allows the system designer to explore the communication architecture independently of component selection and map...
Sungchan Kim, Chaeseok Im, Soonhoi Ha
APWEB
2008
Springer
15 years 6 months ago
An Energy-Efficient Multi-agent Based Architecture in Wireless Sensor Network
Wireless sensor network (WSN) containing thousands of tiny and low-power nodes can be used to monitor environment. An energy-efficient and reliable wireless communication architect...
Yi-Ying Zhang, WenCheng Yang, Kee-Bum Kim, Min-Yu ...
TON
2008
75views more  TON 2008»
15 years 4 months ago
TVA: a DoS-limiting network architecture
We motivate the capability approach to network denial-of-service (DoS) attacks, and evaluate the TVA architecture which builds on capabilities. With our approach, rather than send ...
Xiaowei Yang, David Wetherall, Thomas E. Anderson