Sciweavers

3395 search results - page 131 / 679
» Circuit-aware architectural simulation
Sort
View
ISCAS
2005
IEEE
132views Hardware» more  ISCAS 2005»
15 years 10 months ago
High efficiency wide bandwidth power supplies for GSM and EDGE RF power amplifiers
—This paper presents and compares three circuit architectures that are promising candidates to efficiently and dynamically supply GSM and EDGE RF power amplifiers in handsets. Th...
Yushan Li, Dragan Maksimovic
HPCA
2003
IEEE
16 years 5 months ago
A Statistically Rigorous Approach for Improving Simulation Methodology
Due to cost, time, and flexibility constraints, simulators are often used to explore the design space when developing a new processor architecture, as well as when evaluating the ...
Joshua J. Yi, David J. Lilja, Douglas M. Hawkins
DAC
2003
ACM
16 years 5 months ago
A retargetable micro-architecture simulator
The capability of performing architectural exploration has become essential for embedded microprocessor design in System-On-Chip. While many retargetable instruction set (ISA) sim...
Wai Sum Mong, Jianwen Zhu
DAC
2004
ACM
16 years 5 months ago
High level cache simulation for heterogeneous multiprocessors
As multiprocessor systems-on-chip become a reality, performance modeling becomes a challenge. To quickly evaluate many architectures, some type of high-level simulation is require...
Joshua J. Pieper, Alain Mellan, JoAnn M. Paul, Don...
SIGADA
2001
Springer
15 years 9 months ago
Targeting Ada95/DSA for distributed simulation of multiprotocol communication networks
The last years have seen an increasing, albeit restricted simulation of large-scale networks on shared memory parallel platforms. As the complexity of communication protocols and ...
Dhavy Gantsou