Sciweavers

624 search results - page 122 / 125
» Co-optimization of Performance and Power in a Superscalar Pr...
Sort
View
DAC
2004
ACM
14 years 9 months ago
Off-chip latency-driven dynamic voltage and frequency scaling for an MPEG decoding
This paper describes a dynamic voltage and frequency scaling (DVFS) technique for MPEG decoding to reduce the energy consumption using the computational workload decomposition. Th...
Kihwan Choi, Ramakrishna Soma, Massoud Pedram
RTSS
2008
IEEE
14 years 2 months ago
Merge-by-Wire: Algorithms and System Support
Automakers are trying to make vehicles more intelligent and safe by embedding processors which can be used to implement by-wire applications for taking smart decisions on the road...
Vipul Shingde, Gurulingesh Raravi, Ashish Gudhe, P...
ISPAN
2005
IEEE
14 years 2 months ago
Process Scheduling for the Parallel Desktop
Commodity hardware and software are growing increasingly more complex, with advances such as chip heterogeneity and specialization, deeper memory hierarchies, ne-grained power ma...
Eitan Frachtenberg
BMCBI
2010
139views more  BMCBI 2010»
13 years 8 months ago
A highly efficient multi-core algorithm for clustering extremely large datasets
Background: In recent years, the demand for computational power in computational biology has increased due to rapidly growing data sets from microarray and other high-throughput t...
Johann M. Kraus, Hans A. Kestler
DAC
2004
ACM
14 years 9 months ago
An analytical approach for dynamic range estimation
It has been widely recognized that the dynamic range information of an application can be exploited to reduce the datapath bitwidth of either processors or ASICs, and therefore th...
Bin Wu, Jianwen Zhu, Farid N. Najm