Sciweavers

966 search results - page 91 / 194
» Code Generation for Embedded Processors
Sort
View
VLSID
2002
IEEE
174views VLSI» more  VLSID 2002»
14 years 9 months ago
Architecture Implementation Using the Machine Description Language LISA
The development of application specific instruction set processors comprises several design phases: architecture exploration, software tools design, system verification and design...
Oliver Schliebusch, Andreas Hoffmann, Achim Nohl, ...
SERP
2004
13 years 10 months ago
Formal Analysis of UML-Based Designs
This paper describes a design specification and analysis framework to support the OO design stage. Structural and behavioral specifications of objects are integrated and formalize...
Boumediene Belkhouche, Anastasia Nix
ISQED
2002
IEEE
203views Hardware» more  ISQED 2002»
14 years 1 months ago
Automatic Test Program Generation from RT-Level Microprocessor Descriptions
The paper addresses the issue of microprocessor and microcontroller testing, and follows an approach based on the generation of a test program. The proposed method relies on two p...
Fulvio Corno, Gianluca Cumani, Matteo Sonza Reorda...
CODES
1996
IEEE
14 years 1 months ago
A Model for the Coanalysis of Hardware and Software Architectures
Successful """tiprocessor system design for complex realtime embedded applications requires powerful and comprehensive. yet cost-effective. productive. and maintain...
Fred Rose, Todd Carpenter, Sanjaya Kumar, John Sha...
MTV
2003
IEEE
109views Hardware» more  MTV 2003»
14 years 2 months ago
A Methodology for Validation of Microprocessors using Equivalence Checking
As embedded systems continue to face increasingly higher performance requirements, deeply pipelined processor architectures are being employed to meet desired system performance. ...
Prabhat Mishra, Nikil D. Dutt