Sciweavers

1165 search results - page 21 / 233
» Combined approach to system level performance analysis of em...
Sort
View
CODES
2005
IEEE
14 years 2 months ago
A power estimation methodology for systemC transaction level models
Majority of existing works on system level power estimation have focused on the processor, while there are very few that address power consumption of peripherals in a SoC. With th...
Nagu R. Dhanwada, Ing-Chao Lin, Vijay Narayanan
CODES
2011
IEEE
12 years 8 months ago
Analysis and optimization of fault-tolerant task scheduling on multiprocessor embedded systems
Reliability is a major requirement for most safety-related systems. To meet this requirement, fault-tolerant techniques such as hardware replication and software re-execution are ...
Jia Huang, Jan Olaf Blech, Andreas Raabe, Christia...
ICPR
2008
IEEE
14 years 3 months ago
Multimodal biometrics management using adaptive score-level combination
This paper presents a new evolutionary approach for adaptive combination of multiple biometrics to dynamically ensure the performance for the desired level of security. The adapti...
Ajay Kumar, Vivek Kanhangad, David Zhang
ICCD
2002
IEEE
141views Hardware» more  ICCD 2002»
14 years 5 months ago
Embedded Operating System Energy Analysis and Macro-Modeling
A large and increasing number of modern embedded systems are subject to tight power/energy constraints. It has been demonstrated that the operating system (OS) can have a signifi...
Tat Kee Tan, Anand Raghunathan, Niraj K. Jha
VLSID
2008
IEEE
138views VLSI» more  VLSID 2008»
14 years 9 months ago
Memory Architecture Exploration Framework for Cache Based Embedded SOC
Today's feature-rich multimedia products require embedded system solution with complex System-on-Chip (SoC) to meet market expectations of high performance at a low cost and l...
T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindaraj...