Sciweavers

362 search results - page 18 / 73
» Communication Mechanisms for Parallel DSP Systems on a Chip
Sort
View
HPCA
1998
IEEE
14 years 4 days ago
Using Multicast and Multithreading to Reduce Communication in Software DSM Systems
This paper examines the performance benefits of employing multicast communication and application-level multithreading in the Brazos software distributed shared memory (DSM) syste...
Evan Speight, John K. Bennett
CASES
2006
ACM
14 years 1 months ago
High-level power analysis for multi-core chips
Technology trends have led to the advent of multi-core chips in the form of both general-purpose chip multiprocessors (CMPs) and embedded multi-processor systems-on-a-chip (MPSoCs...
Noel Eisley, Vassos Soteriou, Li-Shiuan Peh
EUROPAR
2006
Springer
13 years 11 months ago
Supporting Reconfigurable Parallel Multimedia Applications
Abstract. Programming multimedia applications for System-on-Chip (SoC) architectures is difficult because streaming communication, user event handling, reconfiguration, and paralle...
Maik Nijhuis, Herbert Bos, Henri E. Bal
ICS
2000
Tsinghua U.
13 years 11 months ago
A simulation-based study of scheduling mechanisms for a dynamic cluster environment
Scheduling of processes onto processors of a parallel machine has always been an important and challenging area of research. The issue becomes even more crucial and di cult as we ...
Yanyong Zhang, Anand Sivasubramaniam, José ...
DATE
2004
IEEE
173views Hardware» more  DATE 2004»
13 years 11 months ago
An Application of Parallel Discrete Event Simulation Algorithms to Mixed Domain System Simulation
We present our system-level co-simulation environment for mixed domain microsystems. The environment provides synchronization and cosimulation between the Chatoyant MOEMS (MicroEl...
D. K. Reed, Steven P. Levitan, J. Boles, Jose A. M...