Sciweavers

37 search results - page 4 / 8
» Compact FPGA implementations of QUAD
Sort
View
FPGA
2010
ACM
227views FPGA» more  FPGA 2010»
14 years 4 months ago
On-line sensing for healthier FPGA systems
Electronic systems increasingly suffer from component variation, thermal hotspots, uneven wearout, and other subtle physical phenomena. Systems based on FPGAs have unique opportun...
Kenneth M. Zick, John P. Hayes
DATE
2007
IEEE
112views Hardware» more  DATE 2007»
14 years 1 months ago
Compact hardware design of Whirlpool hashing core
Weaknesses have recently been found in the widely used cryptographic hash functions SHA-1 and MD5. A potential alternative for these algorithms is the Whirlpool hash function, whi...
Timo Alho, Panu Hämäläinen, Marko H...
GECCO
2003
Springer
120views Optimization» more  GECCO 2003»
14 years 21 days ago
Multi-FPGA Systems Synthesis by Means of Evolutionary Computation
Abstract. Multi-FPGA systems (MFS) are used for a great variety of applications, for instance, dynamically re-configurable hardware applications, digital circuit emulation, and num...
José Ignacio Hidalgo, Francisco Ferná...
SUTC
2010
IEEE
13 years 5 months ago
Hardware Implementation of Symbol Synchronization for Underwater FSK
—— Symbol synchronization is a critical component in the design of an underwater acoustic modem. Without accurate symbol synchronization, higher bit error rates incur thus reduc...
Ying Li, Xing Zhang, Bridget Benson, Ryan Kastner
ICCD
2007
IEEE
206views Hardware» more  ICCD 2007»
14 years 4 months ago
SCAFFI: An intrachip FPGA asynchronous interface based on hard macros
Building fully synchronous VLSI circuits is becoming less viable as circuit geometries evolve. However, before the adoption of purely asynchronous strategies in VLSI design, globa...
Julian J. H. Pontes, Rafael Soares, Ewerson Carval...