Sciweavers

65 search results - page 11 / 13
» Compact Reduced Order Modeling for Multiple-Port Interconnec...
Sort
View
EDBT
2009
ACM
132views Database» more  EDBT 2009»
14 years 2 months ago
A novel approach for efficient supergraph query processing on graph databases
In recent years, large amount of data modeled by graphs, namely graph data, have been collected in various domains. Efficiently processing queries on graph databases has attracted...
Shuo Zhang, Jianzhong Li, Hong Gao, Zhaonian Zou
DAC
2003
ACM
14 years 28 days ago
Realizable RLCK circuit crunching
Reduction of an extracted netlist is an important pre-processing step for techniques such as model order reduction in the design and analysis of VLSI circuits. This paper describe...
Chirayu S. Amin, Masud H. Chowdhury, Yehea I. Isma...
WSCG
2003
158views more  WSCG 2003»
13 years 9 months ago
Real-time Terrain Rendering using Smooth Hardware Optimized Level of Detail
We present a method for real-time level of detail reduction that is able to display high-complexity polygonal surface data. A compact and efficient regular grid representation is...
Bent Salgaard Larsen, Niels Jørgen Christen...
ICCAD
2003
IEEE
142views Hardware» more  ICCAD 2003»
14 years 4 months ago
SuPREME: Substrate and Power-delivery Reluctance-Enhanced Macromodel Evaluation
The recent demand for system-on-chip RF mixed-signal design and aggressive supply-voltage reduction require chip-level accurate analysis of both the substrate and power delivery s...
Tsung-Hao Chen, Clement Luk, Charlie Chung-Ping Ch...
ICCAD
2007
IEEE
173views Hardware» more  ICCAD 2007»
14 years 4 months ago
Bounding L2 gain system error generated by approximations of the nonlinear vector field
Abstract— Typical nonlinear model order reduction approaches need to address two issues: reducing the order of the model, and approximating the vector field. In this paper we fo...
Kin Cheong Sou, Alexandre Megretski, Luca Daniel