Sciweavers

4131 search results - page 812 / 827
» Compactness in Topology and Computation
Sort
View
VLSID
2000
IEEE
90views VLSI» more  VLSID 2000»
14 years 3 months ago
Performance Analysis of Systems with Multi-Channel Communication Architectures
This paper presents a novel system performance analysis technique to support the design of custom communication architectures for System-on-Chip ICs. Our technique fills a gap in...
Kanishka Lahiri, Sujit Dey, Anand Raghunathan
SIGCOMM
2000
ACM
14 years 3 months ago
Delayed internet routing convergence
This paper examines the latency in Internet path failure, failover and repair due to the convergence properties of interdomain routing. Unlike switches in the public telephony net...
Craig Labovitz, Abha Ahuja, Abhijit Bose, Farnam J...
ICCAD
1999
IEEE
148views Hardware» more  ICCAD 1999»
14 years 3 months ago
SAT based ATPG using fast justification and propagation in the implication graph
In this paper we present new methods for fast justification and propagation in the implication graph (IG) which is the core data structure of our SAT based implication engine. As ...
Paul Tafertshofer, Andreas Ganz
SIGCOMM
1998
ACM
14 years 3 months ago
Quality of Service Based Routing: A Performance Perspective
Recent studies provide evidence that Quality ofService QoS routing can provide increased network utilization compared to routing that is not sensitive to QoS requirements of tra...
George Apostolopoulos, Roch Guérin, Sanjay ...
EURODAC
1994
IEEE
127views VHDL» more  EURODAC 1994»
14 years 3 months ago
Optimal equivalent circuits for interconnect delay calculations using moments
In performance-driven interconnect design, delay estimators are used to determine both the topology and the layout of good routing trees. We address the class of moment-matching, ...
Sudhakar Muddu, Andrew B. Kahng