Sciweavers

622 search results - page 16 / 125
» Comparing the Optimal Performance of Multiprocessor Architec...
Sort
View
JSA
2010
173views more  JSA 2010»
13 years 2 months ago
Hardware/software support for adaptive work-stealing in on-chip multiprocessor
During the past few years, embedded digital systems have been requested to provide a huge amount of processing power and functionality. A very likely foreseeable step to pursue th...
Quentin L. Meunier, Frédéric P&eacut...
IISWC
2008
IEEE
14 years 1 months ago
Reproducible simulation of multi-threaded workloads for architecture design exploration
As multiprocessors become mainstream, techniques to address efficient simulation of multi-threaded workloads are needed. Multi-threaded simulation presents a new challenge: non-d...
Cristiano Pereira, Harish Patil, Brad Calder
FPL
2010
Springer
210views Hardware» more  FPL 2010»
13 years 5 months ago
A Compact Transactional Memory Multiprocessor System on FPGA
In this paper we present a rapid prototyping platform on a single Field Programmable Gate Array (FPGA) with support for software transactional memory. The system is composed only b...
Matteo Pusceddu, Simone Ceccolini, Gianluca Palerm...
FGCS
2006
115views more  FGCS 2006»
13 years 7 months ago
A universal performance factor for multi-criteria evaluation of multistage interconnection networks
The choice of an interconnection network for a parallel computer depends on a large number of performance factors which are very often application dependent. We propose a performa...
Ahmad Chadi Aljundi, Jean-Luc Dekeyser, M. Tahar K...
ISLPED
2005
ACM
111views Hardware» more  ISLPED 2005»
14 years 28 days ago
Energy reduction in multiprocessor systems using transactional memory
The emphasis in microprocessor design has shifted from high performance, to a combination of high performance and low power. Until recently, this trend was mostly true for uniproc...
Tali Moreshet, R. Iris Bahar, Maurice Herlihy