Sciweavers

151 search results - page 10 / 31
» Comparison of Hardware and Software Cache Coherence Schemes
Sort
View
IEEEPACT
2009
IEEE
14 years 2 months ago
SOS: A Software-Oriented Distributed Shared Cache Management Approach for Chip Multiprocessors
Abstract—This paper proposes a new software-oriented approach for managing the distributed shared L2 caches of a chip multiprocessor (CMP) for latency-oriented multithreaded appl...
Lei Jin, Sangyeun Cho
CIIT
2007
195views Communications» more  CIIT 2007»
13 years 9 months ago
Using a cache scheme to detect selfish nodes in mobile ad hoc networks
This paper presents a hardware based cache scheme to detect selfish nodes in mobile ad hoc network. In this scheme, the hardware monitors the activities of the upperlayer software...
H. Lin, José G. Delgado-Frias, Sirisha Medi...
ANSS
2004
IEEE
13 years 11 months ago
Cache Simulation Based on Runtime Instrumentation for OpenMP Applications
To enable optimizations in memory access behavior of high performance applications, cache monitoring is a crucial process. Simulation of cache hardware is needed in order to allow...
Jie Tao, Josef Weidendorfer
ISCA
2005
IEEE
141views Hardware» more  ISCA 2005»
14 years 1 months ago
RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence
It has been shown that many requests miss in all remote nodes in shared memory multiprocessors. We are motivated by the observation that this behavior extends to much coarser grai...
Andreas Moshovos
ISCA
2011
IEEE
238views Hardware» more  ISCA 2011»
12 years 11 months ago
Rebound: scalable checkpointing for coherent shared memory
As we move to large manycores, the hardware-based global checkpointing schemes that have been proposed for small shared-memory machines do not scale. Scalability barriers include ...
Rishi Agarwal, Pranav Garg, Josep Torrellas