Sciweavers

244 search results - page 45 / 49
» Compiler-Optimized Simulation of Large-Scale Applications on...
Sort
View
HPCA
2009
IEEE
14 years 8 months ago
PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches
As the last-level on-chip caches in chip-multiprocessors increase in size, the physical locality of on-chip data becomes important for delivering high performance. The non-uniform...
Mainak Chaudhuri
MICRO
2007
IEEE
167views Hardware» more  MICRO 2007»
14 years 1 months ago
Informed Microarchitecture Design Space Exploration Using Workload Dynamics
Program runtime characteristics exhibit significant variation. As microprocessor architectures become more complex, their efficiency depends on the capability of adapting with wor...
Chang-Burm Cho, Wangyuan Zhang, Tao Li
DAC
2002
ACM
14 years 8 months ago
A physical model for the transient response of capacitively loaded distributed rlc interconnects
Rapid approximation of the transient response of high-speed global interconnects is needed to estimate the time delay, crosstalk, and overshoot in a GSI multilevel wiring network....
Raguraman Venkatesan, Jeffrey A. Davis, James D. M...
IWCMC
2006
ACM
14 years 1 months ago
VANETCODE: network coding to enhance cooperative downloading in vehicular ad-hoc networks
Inter-vehicular communication is fast emerging as a popular application for mobile ad-hoc networks. Content distribution in Vehicular Ad-Hoc Networks (VANET) is particularly chall...
Shabbir Ahmed, Salil S. Kanhere
IEEEPACT
2008
IEEE
14 years 2 months ago
Feature selection and policy optimization for distributed instruction placement using reinforcement learning
Communication overheads are one of the fundamental challenges in a multiprocessor system. As the number of processors on a chip increases, communication overheads and the distribu...
Katherine E. Coons, Behnam Robatmili, Matthew E. T...