Sciweavers

1198 search results - page 171 / 240
» Compiling for EDGE Architectures
Sort
View
LCN
2007
IEEE
14 years 4 months ago
A Simulation Study of Multi-Color Marking of TCP Aggregates
— Service Level Agreements (SLAs) are contracts signed between a provider and a customer to govern the amount of traffic that will be serviced. This work pinpoints an important ...
Miriam Allalouf, Yuval Shavitt
ICPP
2006
IEEE
14 years 3 months ago
Designing Multithreaded Algorithms for Breadth-First Search and st-connectivity on the Cray MTA-2
stractions are extensively used to understand and solve challenging computational problems in various scientific and engineering domains. They have particularly gained prominence...
David A. Bader, Kamesh Madduri
ICCAD
1997
IEEE
106views Hardware» more  ICCAD 1997»
14 years 1 months ago
BIST TPG for faults in system backplanes
A built-in self-test (BIST) methodology to test system backplanes by using BIST functionality in each of its constituent boards is presented. Since the configurations of systems ...
Chen-Huan Chiang, Sandeep K. Gupta
FPGA
1997
ACM
145views FPGA» more  FPGA 1997»
14 years 1 months ago
Generation of Synthetic Sequential Benchmark Circuits
Programmable logic architectures increase in capacity before commercial circuits are designed for them, yielding a distinct problem for FPGA vendors: how to test and evaluate the ...
Michael D. Hutton, Jonathan Rose, Derek G. Corneil
DAC
1994
ACM
14 years 1 months ago
The Design of High-Performance Microprocessors at Digital
Today's high-performance single-chip CMOS microprocessors are the most complex and challenging chip designs ever implemented. To stay on the leading edge, Digital's micro...
Thomas F. Fox