1133 search results - page 97 / 227 » Compiling for Speculative Architectures |
127
click to vote
ISCA
1998
IEEE
15 years 8 months ago
1998
IEEE
Alewife is a multiprocessor architecture that supports up to 512 processing nodes connected over a scalable and cost-effective mesh network at a constant cost per node. The MIT Al...
145
click to vote
ASPDAC
2007
ACM
15 years 8 months ago
2007
ACM
- Most image processing applications are computationally intensive and data intensive. Reconfigurable hardware boards provide a convenient and flexible solution to speed up these a...
126
Voted
ASAP
2007
IEEE
15 years 5 months ago
2007
IEEE
This paper presents the enhancement of an ASIP’s floating point performance by coupling of a co-processor and adding of special instructions. Processor hardware modifications an...
142
click to vote
SIGCOMM
2010
ACM
15 years 4 months ago
2010
ACM
We describe Currawong, a tool to perform system software architecture optimisation. Currawong is an extensible tool which applies optimisations at the point where an application i...
133
click to vote
IEEEPACT
2007
IEEE
15 years 10 months ago
2007
IEEE
Transactional Memory (TM) simplifies parallel programming by supporting atomic and isolated execution of user-identified tasks. To date, TM programming has required the use of l...