Sciweavers

931 search results - page 46 / 187
» Compiling for vector-thread architectures
Sort
View
DAC
2004
ACM
15 years 8 months ago
Area-efficient instruction set synthesis for reconfigurable system-on-chip designs
Silicon compilers are often used in conjunction with Field Programmable Gate Arrays (FPGAs) to deliver flexibility, fast prototyping, and accelerated time-to-market. Many of these...
Philip Brisk, Adam Kaplan, Majid Sarrafzadeh
ECSQARU
1997
Springer
15 years 6 months ago
Fast-Division Architecture for Dempster-Shafer Belief Functions
Given a number of Dempster-Shafer belief functions there are different architectures which allow to do a compilation of the given knowledge. These architectures are the Shenoy-Sha...
R. Bissig, Jürg Kohlas, Norbert Lehmann
SC
2000
ACM
15 years 6 months ago
Extending OpenMP for NUMA Machines
This paper describes extensions to OpenMP that implement data placement features needed for NUMA architectures. OpenMP is a collection of compiler directives and library routines ...
John Bircsak, Peter Craig, RaeLyn Crowell, Zarka C...
ICINCO
2008
135views Robotics» more  ICINCO 2008»
15 years 3 months ago
A Generic Architecture for a Companion Robot
Despite much research on companion robots and affective virtual characters, a comprehensive discussion on a generic architecture is lacking. We compile a list of possible requireme...
Bas R. Steunebrink, Nieske L. Vergunst, Christian ...
ASPLOS
2006
ACM
15 years 8 months ago
Exploiting coarse-grained task, data, and pipeline parallelism in stream programs
As multicore architectures enter the mainstream, there is a pressing demand for high-level programming models that can effectively map to them. Stream programming offers an attrac...
Michael I. Gordon, William Thies, Saman P. Amarasi...