Sciweavers

3941 search results - page 688 / 789
» Computational Efficiency of Batching Methods
Sort
View
ASAP
2003
IEEE
141views Hardware» more  ASAP 2003»
14 years 2 months ago
Automatic Instruction Set Extension and Utilization for Embedded Processors
There is a growing demand for application-specific embedded processors in system-on-a-chip designs. Current tools and design methodologies often require designers to manually spec...
Armita Peymandoust, Laura Pozzi, Paolo Ienne, Giov...
GLVLSI
2003
IEEE
202views VLSI» more  GLVLSI 2003»
14 years 2 months ago
System level design of real time face recognition architecture based on composite PCA
Design and implementation of a fast parallel architecture based on an improved principal component analysis (PCA) method called Composite PCA suitable for real-time face recogniti...
Rajkiran Gottumukkal, Vijayan K. Asari
ICCAD
2003
IEEE
193views Hardware» more  ICCAD 2003»
14 years 2 months ago
FROSTY: A Fast Hierarchy Extractor for Industrial CMOS Circuits
: This paper presents FROSTY, a computer program for automatically extracting the hierarchy of a large-scale digital CMOS circuit from its transistor-level netlist description and ...
Lei Yang, C.-J. Richard Shi
SBCCI
2003
ACM
213views VLSI» more  SBCCI 2003»
14 years 2 months ago
Algorithms and Tools for Network on Chip Based System Design
Network on Chip (NoC) is a new paradigm for designing core based System on Chips. It supports high degree of reusability and is scalable. In this paper, an efficient Two-Step Gene...
Tang Lei, Shashi Kumar
VRML
1999
ACM
14 years 1 months ago
Transparent Access to and Encoding of VRML State Information
In this paper we propose a concept for transparent access to VRML state information. Our approach enhances VRML browsers to provide additional functionality instead of placing the...
Martin Mauve