Sciweavers

11565 search results - page 23 / 2313
» Computing Minimal Mappings
Sort
View
FPL
1994
Springer
88views Hardware» more  FPL 1994»
13 years 11 months ago
FPGA Technology Mapping for Power Minimization
Amir H. Farrahi, Majid Sarrafzadeh
IJBC
2008
54views more  IJBC 2008»
13 years 7 months ago
A Minimal 2-d Quadratic Map with Quasi-Periodic Route to Chaos
Zeraoulia Elhadj, Julien Clinton Sprott
HOTOS
2009
IEEE
13 years 11 months ago
On Availability of Intermediate Data in Cloud Computations
This paper takes a renewed look at the problem of managing intermediate data that is generated during dataflow computations (e.g., MapReduce, Pig, Dryad, etc.) within clouds. We d...
Steven Y. Ko, Imranul Hoque, Brian Cho, Indranil G...
ICCAD
1994
IEEE
131views Hardware» more  ICCAD 1994»
13 years 11 months ago
Edge-map: optimal performance driven technology mapping for iterative LUT based FPGA designs
We consider the problem of performance driven lookup-table (LUT) based technology mapping for FPGAs using a general delay model. In the general delay model, each interconnection e...
Hannah Honghua Yang, D. F. Wong