Sciweavers

4401 search results - page 774 / 881
» Computing with Default Logic
Sort
View
FPGA
2003
ACM
161views FPGA» more  FPGA 2003»
14 years 2 months ago
Implementation of BEE: a real-time large-scale hardware emulation engine
This paper describes the hardware implementation of a real-time, large-scale, multi-chip FPGA (Field Programmable Gate Array) based emulation engine with a capacity of 10 million ...
Chen Chang, Kimmo Kuusilinna, Brian C. Richards, R...
ICCS
2003
Springer
14 years 2 months ago
Generalization of the Fast Consistency Algorithm to a Grid with Multiple High Demand Zones
Abstract. One of the main challenges of grid systems of large scale and data intensive is that of providing high availability and performance, in spite of the unreliability and del...
Jesús Acosta-Elías, Leandro Navarro-...
DATE
2010
IEEE
168views Hardware» more  DATE 2010»
14 years 2 months ago
A new placement algorithm for the mitigation of multiple cell upsets in SRAM-based FPGAs
Modern FPGAs have been designed with advanced integrated circuit techniques that allow high speed and low power performance, joined to reconfiguration capabilities. This makes new...
Luca Sterpone, Niccolò Battezzati
ISMVL
2002
IEEE
113views Hardware» more  ISMVL 2002»
14 years 1 months ago
On the Construction of Multiple-Valued Decision Diagrams
Decision diagrams are the state-of-the-art representation for logic functions, both binary and multiple-valued. Here we consider ways to improve the construction of multiple-value...
D. Michael Miller, Rolf Drechsler
ISQED
2002
IEEE
106views Hardware» more  ISQED 2002»
14 years 1 months ago
Trading off Reliability and Power-Consumption in Ultra-low Power Systems
Critical systems like pace-makers, defibrillators, wearable computers and other electronic gadgets have to be designed not only for reliability but also for ultra-low power consu...
Atul Maheshwari, Wayne Burleson, Russell Tessier