Sciweavers

743 search results - page 84 / 149
» Constraint Programming Architectures: Review and a New Propo...
Sort
View
VLSID
2003
IEEE
134views VLSI» more  VLSID 2003»
14 years 10 months ago
A Framework for Energy and Transient Power Reduction during Behavioral Synthesis
Abstract-- In battery driven portable applications, the minimization of energy, average power, peak power, and peak power differential are equally important to improve reliability ...
Saraju P. Mohanty, N. Ranganathan
DAC
2004
ACM
14 years 3 months ago
Parametric yield estimation considering leakage variability
Leakage current has become a stringent constraint in today’s processor designs in addition to traditional constraints on frequency. Since leakage current exhibits a strong inver...
Rajeev R. Rao, Anirudh Devgan, David Blaauw, Denni...
INTERACT
1997
13 years 11 months ago
GroupScape: Integrating Synchronous Groupware and the World Wide Web
Synchronous groupware applications support people collaborating in real time over a distance. The world wide web supports asynchronous collaboration by allowing people to share dis...
T. C. Nicholas Graham
CEC
2007
IEEE
14 years 2 months ago
A multi-layered solution for supporting isp traffic demand using genetic algorithm
This paper proposes a unique feedback governed multi layered architectural model to support ISP's traffic demands with multiple Quality of Service(QoS) constraints. The propos...
Gajaruban Kandavanam, Dmitri Botvich, Sasitharan B...
MICRO
2010
IEEE
153views Hardware» more  MICRO 2010»
13 years 8 months ago
Throughput-Effective On-Chip Networks for Manycore Accelerators
As the number of cores and threads in manycore compute accelerators such as Graphics Processing Units (GPU) increases, so does the importance of on-chip interconnection network des...
Ali Bakhoda, John Kim, Tor M. Aamodt