Sciweavers

376 search results - page 61 / 76
» Constraint modules: An introduction
Sort
View
DATE
2000
IEEE
108views Hardware» more  DATE 2000»
14 years 2 months ago
A 50 Mbit/s Iterative Turbo-Decoder
Very low bit error rate has become an important constraint in high performance communication systems that operate at very low signal to noise ratios: due to their impressive codin...
F. Viglione, Guido Masera, Gianluca Piccinini, Mas...
ICCAD
2000
IEEE
109views Hardware» more  ICCAD 2000»
14 years 2 months ago
General Models for Optimum Arbitrary-Dimension FPGA Switch Box Designs
–An FPGA switch box is said to be hyper-universal if it is routable for all possible surrounding multi-pin net topologies satisfying the routing resource constraints. It is desir...
Hongbing Fan, Jiping Liu, Yu-Liang Wu
ACSAC
1999
IEEE
14 years 2 months ago
A Middleware Approach to Asynchronous and Backward Compatible Detection and Prevention of ARP Cache Poisoning
This paper discusses the Address Resolution Protocol (ARP) and the problem of ARP cache poisoning. ARP cache poisoning is the malicious act, by a host in a LAN, of introducing a s...
Mahesh V. Tripunitara, Partha Dutta
CA
1999
IEEE
14 years 2 months ago
Animation of Human Walking in Virtual Environments
This paper presents an interactive hierarchical motion control system dedicated to the animation of human figure locomotion in virtual environments. As observed in gait experiment...
Shih-kai Chung, James K. Hahn
ICRA
1999
IEEE
146views Robotics» more  ICRA 1999»
14 years 2 months ago
Planning Tracking Motions for an Intelligent Virtual Camera
We consider the problem of automatically generating viewpoint motions for a virtual camera tracking a moving target. Given the target's trajectory, we plan the motion of a ca...
Tsai-Yen Li, Tzong-Hann Yu