Sciweavers

740 search results - page 118 / 148
» Constraints in Object-Oriented Analysis and Design
Sort
View
MJ
2006
89views more  MJ 2006»
13 years 7 months ago
RTDT: A static QoS manager, RT scheduling, HW/SW partitioning CAD tool
The Hardware (HW)/Software (SW) partitioning/scheduling relies on two subtasks : the cost function and the real time (RT) analysis. Besides these two subtasks, the proposed generi...
Hedi Tmar, Jean-Philippe Diguet, Abdenour Azzedine...
CASES
2010
ACM
13 years 5 months ago
Hardware trust implications of 3-D integration
3-D circuit-level integration is a chip fabrication technique in which two or more dies are stacked and combined into a single circuit through the use of vertical electroconductiv...
Ted Huffmire, Timothy E. Levin, Michael Bilzor, Cy...
CASES
2006
ACM
14 years 1 months ago
Adapting compilation techniques to enhance the packing of instructions into registers
The architectural design of embedded systems is becoming increasingly idiosyncratic to meet varying constraints regarding energy consumption, code size, and execution time. Tradit...
Stephen Hines, David B. Whalley, Gary S. Tyson
AAAI
1998
13 years 9 months ago
An Expert System for Alarm System Planning
This paper discusses the design and implementation of ESSPL, an expert system which generates security plans for alarm systems (Figure 1). Security planning is the task of determi...
Akira Tsurushima, Kenji Urushima, Daigo Sakata, Hi...
TASE
2008
IEEE
13 years 7 months ago
Modeling and Supervisory Control of Railway Networks Using Petri Nets
In this paper we deal with the problem of modeling railway networks with Petri nets so as to apply the theory of supervisory control for discrete event systems to automatically de...
Alessandro Giua, Carla Seatzu