Sciweavers

1477 search results - page 192 / 296
» Criteria for the evaluation of implemented architectures
Sort
View
MICRO
2003
IEEE
106views Hardware» more  MICRO 2003»
14 years 2 months ago
Near-Optimal Precharging in High-Performance Nanoscale CMOS Caches
High-performance caches statically pull up the bitlines in all cache subarrays to optimize cache access latency. Unfortunately, such an architecture results in a significant wast...
Se-Hyun Yang, Babak Falsafi
PPOPP
2003
ACM
14 years 2 months ago
User-controllable coherence for high performance shared memory multiprocessors
In programming high performance applications, shared address-space platforms are preferable for fine-grained computation, while distributed address-space platforms are more suita...
Collin McCurdy, Charles N. Fischer
ICSOC
2003
Springer
14 years 2 months ago
Disconnected Operation Service in Mobile Grid Computing
Abstract. In this paper, we discuss on the extension of grid computing systems in mobile computing environments, where mobile devices can be effectively incorporated into the grid ...
Sang-Min Park, Young-Bae Ko, Jai-Hoon Kim
DAC
1994
ACM
14 years 1 months ago
Acyclic Multi-Way Partitioning of Boolean Networks
Acyclic partitioning on combinational boolean networks has wide range of applications, from multiple FPGA chip partitioning to parallel circuit simulation. In this paper, we prese...
Jason Cong, Zheng Li, Rajive Bagrodia
DAC
2007
ACM
14 years 28 days ago
Integrated Droplet Routing in the Synthesis of Microfluidic Biochips
Microfluidic biochips are revolutionizing many areas of biochemistry and biomedical sciences. Several synthesis tools have recently been proposed for the automated design of bioch...
Tao Xu, Krishnendu Chakrabarty