Sciweavers

1602 search results - page 214 / 321
» Database Architectures for New Hardware
Sort
View
ISCA
2009
IEEE
148views Hardware» more  ISCA 2009»
14 years 3 months ago
Disaggregated memory for expansion and sharing in blade servers
Analysis of technology and application trends reveals a growing imbalance in the peak compute-to-memory-capacity ratio for future servers. At the same time, the fraction contribut...
Kevin T. Lim, Jichuan Chang, Trevor N. Mudge, Part...
FPGA
2007
ACM
150views FPGA» more  FPGA 2007»
14 years 3 months ago
FPGA-friendly code compression for horizontal microcoded custom IPs
Shrinking time-to-market and high demand for productivity has driven traditional hardware designers to use design methodologies that start from high-level languages. However, meet...
Bita Gorjiara, Daniel Gajski
ISCA
2010
IEEE
205views Hardware» more  ISCA 2010»
14 years 1 months ago
The virtual write queue: coordinating DRAM and last-level cache policies
In computer architecture, caches have primarily been viewed as a means to hide memory latency from the CPU. Cache policies have focused on anticipating the CPU’s data needs, and...
Jeffrey Stuecheli, Dimitris Kaseridis, David Daly,...
ISMVL
2008
IEEE
122views Hardware» more  ISMVL 2008»
14 years 3 months ago
RevLib: An Online Resource for Reversible Functions and Reversible Circuits
Synthesis of reversible logic has become an active research area in the last years. But many proposed algorithms are evaluated with a small set of benchmarks only. Furthermore, re...
Robert Wille, Daniel Große, Lisa Teuber, Ger...
ISCAS
2003
IEEE
116views Hardware» more  ISCAS 2003»
14 years 2 months ago
Channel compensation of modulation spectral features
We propose a new channel compensation method for modulation spectral features. We compare our proposed method, subband normalization, with a more traditional method, cepstral mean...
Somsak Sukittanon, Les E. Atlas