Sciweavers

1602 search results - page 245 / 321
» Database Architectures for New Hardware
Sort
View
FPGA
2000
ACM
175views FPGA» more  FPGA 2000»
14 years 12 days ago
An FPGA implementation and performance evaluation of the Serpent block cipher
With the expiration of the Data Encryption Standard (DES) in 1998, the Advanced Encryption Standard (AES) development process is well underway. It is hoped that the result of the ...
Adam J. Elbirt, Christof Paar
ISSS
1995
IEEE
100views Hardware» more  ISSS 1995»
14 years 10 days ago
Power analysis and low-power scheduling techniques for embedded DSP software
This paper describes the application of a measurement based power analysis technique for an embedded DSP processor. An instruction-level power model for the processor has been dev...
Mike Tien-Chien Lee, Vivek Tiwari, Sharad Malik, M...
ECMDAFA
2010
Springer
151views Hardware» more  ECMDAFA 2010»
14 years 3 days ago
Generative Technologies for Model Animation in the TopCased Platform
Domain Specific Modeling Languages (DSML) are more and more used to handle high level concepts, and thus bring complex software development under control. The increasingly recurrin...
Xavier Crégut, Benoît Combemale, Marc...
DATE
2008
IEEE
126views Hardware» more  DATE 2008»
13 years 10 months ago
State Skip LFSRs: Bridging the Gap between Test Data Compression and Test Set Embedding for IP Cores
1 We present a new type of Linear Feedback Shift Registers, State Skip LFSRs. State Skip LFSRs are normal LFSRs with the addition of a small linear circuit, the State Skip circuit,...
V. Tenentes, Xrysovalantis Kavousianos, Emmanouil ...
DSD
2008
IEEE
139views Hardware» more  DSD 2008»
13 years 10 months ago
Revisiting the Cache Effect on Multicore Multithreaded Network Processors
Caching mechanism has achieved great success in general purpose processor; however, its deployment in Network Processor (NP) raises questions over its effectiveness under the new ...
Zhen Liu, Jia Yu, Xiaojun Wang, Bin Liu, Laxmi N. ...