1581 search results - page 125 / 317 » Date Warehouse Design |
126
Voted
DATE
2009
IEEE
15 years 10 months ago
2009
IEEE
NBTI (Negative Bias Temperature Instability) has emerged as the dominant PMOS device failure mechanism for sub100nm VLSI designs. There is little research to quantify its impact o...
118
Voted
DATE
2009
IEEE
15 years 10 months ago
2009
IEEE
—Networks-on-Chip (NoCs) have appeared as design strategy to overcome the limitations, in terms of scalability, efficiency, and power consumption of current buses. In this paper...
111
Voted
DATE
2009
IEEE
15 years 10 months ago
2009
IEEE
This paper uses under-approximation of unreachable states of a design to derive incomplete specification of combinational logic. The resulting incompletely-specified functions are...
131
Voted
DATE
2009
IEEE
15 years 10 months ago
2009
IEEE
Multi-core architectures are increasingly being adopted in the design of emerging complex embedded systems. Key issues of designing such systems are on-chip interconnects, memory a...
115
click to vote
DATE
2008
IEEE
15 years 10 months ago
2008
IEEE
Nanowire crossbar is one of the most promising circuit solutions for nanoelectronics. We show nanowire crossbars do not scale well in terms of logic density and speed. We conseque...