Sciweavers

1581 search results - page 156 / 317
» Date Warehouse Design
Sort
View
DATE
2005
IEEE
116views Hardware» more  DATE 2005»
15 years 9 months ago
Uniformly-Switching Logic for Cryptographic Hardware
Recent work on Differential Power Analysis shows that even mathematically-secure cryptographic protocols may be vulnerable at the physical implementation level. By measuring energ...
Igor L. Markov, Dmitri Maslov
DATE
2005
IEEE
144views Hardware» more  DATE 2005»
15 years 9 months ago
Context Sensitive Performance Analysis of Automotive Applications
Accurate timing analysis is key to efficient embedded system synthesis and integration. While industrial control software systems are developed using graphical models, such as Ma...
Jan Staschulat, Rolf Ernst, Andreas Schulze, Fabia...
DATE
2005
IEEE
104views Hardware» more  DATE 2005»
15 years 9 months ago
Defect Aware Test Patterns
A method to generate test patterns referred to as defect aware test patterns is proposed. Defect aware test patterns have greater ability to detect un-modeled defects. The propose...
Huaxing Tang, Gang Chen, Sudhakar M. Reddy, Chen W...
DATE
2003
IEEE
151views Hardware» more  DATE 2003»
15 years 9 months ago
SPIN: A Scalable, Packet Switched, On-Chip Micro-Network
This paper presents the SPIN micro-network that is a generic, scalable interconnect architecture for system on chip. The SPIN architecture relies on packet switching and point-to-...
Adrijean Andriahantenaina, Hervé Charlery, ...
91
Voted
DATE
2003
IEEE
84views Hardware» more  DATE 2003»
15 years 9 months ago
PARLAK: Parametrized Lock Cache Generator
A system-on-chip lock cache (SoCLC) is an intellectual property (IP) core that provides effective lock synchronization in a heterogeneous multiprocessor shared-memory system-on-ac...
Bilge Saglam Akgul, Vincent John Mooney III