Sciweavers

550 search results - page 58 / 110
» Decision-Theoretic Simulated Annealing
Sort
View
ICCD
2001
IEEE
176views Hardware» more  ICCD 2001»
14 years 6 months ago
BDD Variable Ordering by Scatter Search
Reduced Ordered Binary Decision Diagrams (BDDs) are a data structure for representation and manipulation of Boolean functions which are frequently used in VLSI Design Automation. ...
William N. N. Hung, Xiaoyu Song
ICCAD
2003
IEEE
114views Hardware» more  ICCAD 2003»
14 years 6 months ago
A Novel Geometric Algorithm for Fast Wire-Optimized Floorplanning
As the size and complexity of VLSI circuits increase, the need for faster floorplanning algorithms also grows. In this work we introduce Traffic, a new method for creating wire- a...
Peter G. Sassone, Sung Kyu Lim
ICCAD
2001
IEEE
108views Hardware» more  ICCAD 2001»
14 years 6 months ago
Placement Driven Retiming with a Coupled Edge Timing Model
Retiming is a widely investigated technique for performance optimization. It performs powerful modifications on a circuit netlist. However, often it is not clear, whether the pred...
Ingmar Neumann, Wolfgang Kunz
ICC
2009
IEEE
122views Communications» more  ICC 2009»
14 years 4 months ago
Subset Selection in Type-II Hybrid ARQ/FEC for Video Multicast
—This paper proposes an error control scheme that minimizes the total distortion experienced by the receivers using a version of Type-II hybrid ARQ/FEC. Based on the feedback inf...
S. Mohsen Amiri, Ivan V. Bajic
SIGCOMM
2009
ACM
14 years 3 months ago
A virtual network mapping algorithm based on subgraph isomorphism detection
Assigning the resources of a virtual network to the components of a physical network, called Virtual Network Mapping, plays a central role in network virtualization. Existing appr...
Jens Lischka, Holger Karl