Sciweavers

832 search results - page 155 / 167
» Declarative Specification of Software Architectures
Sort
View
MICRO
2009
IEEE
315views Hardware» more  MICRO 2009»
14 years 4 months ago
Control flow obfuscation with information flow tracking
Recent micro-architectural research has proposed various schemes to enhance processors with additional tags to track various properties of a program. Such a technique, which is us...
Haibo Chen, Liwei Yuan, Xi Wu, Binyu Zang, Bo Huan...
SEM
2004
Springer
14 years 3 months ago
Service Discovery Protocol Interoperability in the Mobile Environment
The emergence of portable computers and wireless technologies has introduced new challenges for middleware. Mobility brings new requirements and is becoming a key characteristic. M...
Yérom-David Bromberg, Valérie Issarn...
ISCA
1996
IEEE
130views Hardware» more  ISCA 1996»
14 years 2 months ago
Informing Memory Operations: Providing Memory Performance Feedback in Modern Processors
Memory latency is an important bottleneck in system performance that cannot be adequately solved by hardware alone. Several promising software techniques have been shown to addres...
Mark Horowitz, Margaret Martonosi, Todd C. Mowry, ...
DAC
1999
ACM
14 years 10 months ago
Effective Iterative Techniques for Fingerprinting Design IP
While previous watermarking-based approaches to intellectual property protection (IPP) have asymmetrically emphasized the IP provider's rights, the true goal of IPP is to ens...
Andrew E. Caldwell, Hyun-Jin Choi, Andrew B. Kahng...
FPL
2009
Springer
107views Hardware» more  FPL 2009»
14 years 2 months ago
An FPGA based verification platform for HyperTransport 3.x
In this paper we present a verification platform designed for HyperTransport 3.x (HT3) applications. HyperTransport 3.x is a very low latency and high bandwidth chip-tochip interc...
Heiner Litz, Holger Fröning, Maximilian Th&uu...