Sciweavers

109 search results - page 7 / 22
» Design Methodology and Manufacture of a Microinductor
Sort
View
DAC
2008
ACM
14 years 8 months ago
TuneFPGA: post-silicon tuning of dual-Vdd FPGAs
Modern CMOS manufacturing processes have significant variability, which necessitates guard banding to achieve reasonable yield. We study an FPGA architecture with a dual voltage s...
Stephen Bijansky, Adnan Aziz
ICCD
2003
IEEE
147views Hardware» more  ICCD 2003»
14 years 4 months ago
Design Flow Enhancements for DNA Arrays
DNA probe arrays have recently emerged as one of the core genomic technologies. Exploiting analogies between manufacturing processes for DNA arrays and for VLSI chips, we demonstr...
Andrew B. Kahng, Ion I. Mandoiu, Sherief Reda, Xu ...
TCAD
2002
86views more  TCAD 2002»
13 years 7 months ago
Platune: a tuning framework for system-on-a-chip platforms
System-on-a-chip (SOC) platform manufacturers are increasingly adding configurable features that provide power and performance flexibility in order to increase a platform's ap...
Tony Givargis, Frank Vahid
JSS
2006
116views more  JSS 2006»
13 years 7 months ago
Methodology for customer relationship management
The importance and presence of technological solutions in organizations supporting CRM are a vital business fact from the late nineties. Presently, the manufacturers figure in the...
Ricardo Chalmeta
WSC
2001
13 years 8 months ago
Graphical methods for robust design of a semiconductor burn-in process
Discrete-event simulation is a common tool for the analysis of semiconductor manufacturing systems. With the aid of a simulation model, and in conjunction with sensitivity analysi...
Scott L. Rosen, Chad A. Geist, Daniel A. Finke, Jy...