Sciweavers

1224 search results - page 143 / 245
» Design and Implementation of a Practical Parallel Delaunay A...
Sort
View
DATE
2010
IEEE
156views Hardware» more  DATE 2010»
15 years 9 months ago
Domain specific architecture for next generation wireless communication
—In order to solve the challenges in processor design for the next generation wireless communication systems, this paper first proposes a system level design flow for communicati...
Botao Zhang, Hengzhu Liu, Heng Zhao, Fangzheng Mo,...
PODC
1990
ACM
15 years 8 months ago
Sharing Memory Robustly in Message-Passing Systems
Emulators that translate algorithms from the shared-memory model to two different message-passing models are presented. Both are achieved by implementing a wait-free, atomic, singl...
Hagit Attiya, Amotz Bar-Noy, Danny Dolev
ASAP
2006
IEEE
106views Hardware» more  ASAP 2006»
15 years 10 months ago
Throughput Optimized SHA-1 Architecture Using Unfolding Transformation
In this paper, we analyze the theoretical delay bound of the SHA-1 algorithm and propose architectures to achieve high throughput hardware implementations which approach this boun...
Yong Ki Lee, Herwin Chan, Ingrid Verbauwhede
ICARCV
2002
IEEE
185views Robotics» more  ICARCV 2002»
15 years 9 months ago
Evolving cooperative robotic behaviour using distributed genetic programming
Cooperative robotic systems provide design and implementation challenges that are not easy to solve. This paper describes a parallel implementation for evolving cooperative roboti...
Chris H. Messom, Matthew G. Walker
ICS
2007
Tsinghua U.
15 years 10 months ago
GridRod: a dynamic runtime scheduler for grid workflows
Grid Workflows are emerging as practical programming models for solving large e-scientific problems on the Grid. However, it is typically assumed that the workflow components eith...
Shahaan Ayyub, David Abramson