Sciweavers

529 search results - page 31 / 106
» Design and Test Space Exploration of Transport-Triggered Arc...
Sort
View
IEEECIT
2010
IEEE
13 years 6 months ago
SESAM: An MPSoC Simulation Environment for Dynamic Application Processing
Future systems will have to support multiple and concurrent dynamic compute-intensive applications, while respecting real-time and energy consumption constraints. With the increase...
Nicolas Ventroux, Alexandre Guerre, Tanguy Sassola...
ISSE
2010
13 years 7 months ago
URDAD as a semi-formal approach to analysis and design
The Use Case, Responsibility Driven Analysis and Design (URDAD) methodology is a methodology for technology neutral design generating the Platform Independent Model of the Object M...
Fritz Solms, Dawid Loubser
DATE
1999
IEEE
147views Hardware» more  DATE 1999»
14 years 1 months ago
Efficient BIST Hardware Insertion with Low Test Application Time for Synthesized Data Paths
In this paper, new and efficient BIST methodology and BIST hardware insertion algorithms are presented for RTL data paths obtained from high level synthesis. The methodology is ba...
Nicola Nicolici, Bashir M. Al-Hashimi
ISSS
2002
IEEE
176views Hardware» more  ISSS 2002»
14 years 1 months ago
Controller Estimation for FPGA Target Architectures during High-Level Synthesis
In existing synthesis systems, the influence of the area and delay of the controller is not or not sufficiently taken into account. But the controller can have a big influence,...
Oliver Bringmann, Wolfgang Rosenstiel, Carsten Men...
WSC
2004
13 years 10 months ago
Implementing the High Level Architecture in the Virtual Test Bed
The Virtual Test Bed (VTB) is a prototype of a virtual engineering environment to study operations of current and future space vehicles, spaceports, and ranges. The HighLevel Arch...
José A. Sepúlveda, Luis C. Rabelo, J...