Sciweavers

529 search results - page 46 / 106
» Design and Test Space Exploration of Transport-Triggered Arc...
Sort
View
SBCCI
2003
ACM
135views VLSI» more  SBCCI 2003»
14 years 2 months ago
Modeling a Reconfigurable System for Computing the FFT in Place via Rewriting-Logic
The growing adoption of reconfigurable architectures opens new implementation alternatives and creates new design challenges. In the case of dynamically reconfigurable architectur...
Mauricio Ayala-Rincón, Rodrigo B. Nogueira,...
ICPP
2008
IEEE
14 years 3 months ago
Machine Learning Models to Predict Performance of Computer System Design Alternatives
Computer manufacturers spend a huge amount of time, resources, and money in designing new systems and newer configurations, and their ability to reduce costs, charge competitive p...
Berkin Özisikyilmaz, Gokhan Memik, Alok N. Ch...
VLSID
2004
IEEE
119views VLSI» more  VLSID 2004»
14 years 9 months ago
Rapid Prototyping for Configurable System-on-a-Chip Platforms: A Simulation Based Approach
The design of any application on a configurable System-on-a-Chip (SoC) like Atmel's FPSLIC is subject to a lot of constraints stemming from requirements of the application an...
Jens Bieger, Sorin A. Huss, Michael Jung, Stephan ...
APVIS
2001
13 years 10 months ago
View Coordination Architecture for Information Visualisation
A view is a particular visual representation of a data set. Complex data sets typically require multiple views, each revealing a different aspect of the data. Coordinating the beh...
Tim Pattison, Matthew Phillips
IESS
2009
Springer
182views Hardware» more  IESS 2009»
13 years 6 months ago
Modeling Cache Effects at the Transaction Level
Abstract. Embedded system design complexities are growing exponentially. Demand has increased for modeling techniques that can provide both accurate measurements of delay and fast ...
Ardavan Pedram, David Craven, Andreas Gerstlauer