Sciweavers

254 search results - page 14 / 51
» Design and VLSI Implementation of a Unified Synapse-Neuron A...
Sort
View
TIP
2002
116views more  TIP 2002»
13 years 7 months ago
Optimization and implementation of the integer wavelet transform for image coding
Abstract--This paper deals with the design and implementation of an image transform coding algorithm based on the integer wavelet transform (IWT). First of all, criteria are propos...
Marco Grangetto, Enrico Magli, Maurizio Martina, G...
VLSID
2006
IEEE
170views VLSI» more  VLSID 2006»
14 years 7 months ago
On the Implementation of a Low-Power IEEE 802.11a Compliant Viterbi Decoder
This article describes a standard cell based novel implementation of a low-power Viterbi Decoder (VD) targeted for the IEEE 802.11a Wireless LAN system. Multiple clock rates have ...
Koushik Maharatna, Alfonso Troya, Milos Krstic, Ec...
FCCM
2009
IEEE
170views VLSI» more  FCCM 2009»
13 years 5 months ago
Generic Software Framework for Adaptive Applications on FPGAs
Adaptive systems are set to become more mainstream, as numerous practical applications in the communications domain emerge. FPGAs offer an ideal implementation platform, combining...
Suhaib A. Fahmy, Jorg Lotze, Juanjo Noguera, Linda...
ECTEL
2007
Springer
14 years 1 months ago
Unifying Learning Object Repositories in MACE
Abstract. During the last years a series of repositories containing learning contents for architecture have been created. With all the repositories financed, designed, implemented...
Christian Prause, Stefaan Ternier, Tim de Jong, St...
COMPSAC
2001
IEEE
13 years 11 months ago
A Windows CE Implementation of a Middleware Architecture Supporting Time-Triggered Message-Triggered Objects
The time-triggered message-triggered object (TMO) programming scheme has been established to remove the limitation of conventional object programming techniques and tools in devel...
Galo Gimenez, K. H. Kim