Sciweavers

620 search results - page 57 / 124
» Design and evaluation of an auto-memoization processor
Sort
View
DATE
2005
IEEE
169views Hardware» more  DATE 2005»
15 years 10 months ago
Design Optimization of Time-and Cost-Constrained Fault-Tolerant Distributed Embedded Systems
In this paper we present an approach to the design optimization of faulttolerant embedded systems for safety-critical applications. Processes are statically scheduled and communic...
Viacheslav Izosimov, Paul Pop, Petru Eles, Zebo Pe...
DATE
2009
IEEE
98views Hardware» more  DATE 2009»
15 years 11 months ago
A real-time application design methodology for MPSoCs
This paper presents a novel technique for the modeling, simulation, and analysis of real-time applications on MultiProcessor Systems-on-Chip (MPSoCs). This technique is based on a...
Giovanni Beltrame, Luca Fossati, Donatella Sciuto
MSE
2005
IEEE
133views Hardware» more  MSE 2005»
15 years 9 months ago
Embedded System Design with FPGAs Using HDLs (Lessons Learned and Pitfalls to Be Avoided)
This paper describes the authors experience with teaching VHDL (and more recently, Verilog) to undergraduate and graduate students at WPI and to engineers through various short co...
R. James Duckworth
SENSYS
2006
ACM
15 years 10 months ago
The design and implementation of a self-calibrating distributed acoustic sensing platform
We present the design, implementation, and evaluation of the Acoustic Embedded Networked Sensing Box (ENSBox), a platform for prototyping rapid-deployable distributed acoustic sen...
Lewis Girod, Martin Lukac, Vlad Trifa, Deborah Est...
ARCS
2006
Springer
15 years 8 months ago
Do Trace Cache, Value Prediction and Prefetching Improve SMT Throughput?
While trace cache, value prediction, and prefetching have been shown to be effective in the single-threaded superscalar, there has been no analysis of these techniques in a Simulta...
Chen-Yong Cher, Il Park, T. N. Vijaykumar