620 search results - page 90 / 124 » Design and evaluation of an auto-memoization processor |
105
click to vote
CGO
2008
IEEE
15 years 10 months ago
2008
IEEE
Vector-thread (VT) architectures exploit multiple forms of parallelism simultaneously. This paper describes a compiler for the Scale VT architecture, which takes advantage of the ...
113
click to vote
DATE
2008
IEEE
15 years 10 months ago
2008
IEEE
Reducing the code size of embedded applications is one of the important constraint in embedded system design. Code compression can provide substantial savings in terms of size. In...
115
click to vote
DATE
2007
IEEE
15 years 10 months ago
2007
IEEE
In this paper we present a systematic comparison between two different implementations of a distributed Network on Chip: fully asynchronous and multi-synchronous. The NoC architec...
123
Voted
FPGA
2004
ACM
15 years 9 months ago
2004
ACM
This paper shows a method to verifying the thermal status of complex FPGA-based circuits like microprocessors. Thus, the designer can evaluate if a particular block is working bey...
142
click to vote
ISSS
2002
IEEE
15 years 9 months ago
2002
IEEE
We present a system-level design and programming method for embedded multiprocessor systems. The aim of the method is to improve the design time and design quality by providing a ...